github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-29 13:23:49 +00:00
Code Issues Releases Wiki Activity

abc9: break SCC by setting (* keep *) on output wires

Browse Source
This commit is contained in:
Eddie Hung
2020-01-13 21:45:27 -08:00
parent a2c4d98da7
commit 2c65e1abac
4 changed files with 23 additions and 35 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
frontends/aiger/aigerparse.cc
View File

@@ -831,6 +831,7 @@ void AigerReader::post_process()
}
else {
wire->port_output = false;
existing->port_output = true;
module->connect(wire, existing);
wire = existing;
}
@@ -845,8 +846,9 @@ void AigerReader::post_process()
wideports_cache[escaped_s] = std::max(wideports_cache[escaped_s], index);
}
else {
module->connect(wire, existing);
wire->port_output = false;
existing->port_output = true;
module->connect(wire, existing);
}
log_debug(" -> %s\n", log_id(indexed_name));
}