Docs: Move verilog.rst to using_yosys
Was previously in yosys_internals which is more developer focused, rather than user focused.
This commit is contained in:
@@ -16,3 +16,4 @@ ways Yosys can interact with designs for a deeper investigation.
|
||||
synthesis/index
|
||||
more_scripting/index
|
||||
bugpoint
|
||||
verilog
|
||||
|
||||
@@ -1,8 +1,6 @@
|
||||
Notes on Verilog support in Yosys
|
||||
=================================
|
||||
|
||||
.. TODO:: how much of this is specific to the read_verilog and should be in :doc:`/yosys_internals/flow/verilog_frontend`?
|
||||
|
||||
Unsupported Verilog-2005 Features
|
||||
---------------------------------
|
||||
|
||||
@@ -38,5 +38,4 @@ as reference to implement a similar system in any language.
|
||||
formats/index
|
||||
extending_yosys/index
|
||||
techmap
|
||||
verilog
|
||||
hashing
|
||||
|
||||
Reference in New Issue
Block a user