github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 22:17:38 +00:00
Code Issues Releases Wiki Activity

Disable boxing of ECP5 dist RAM due to regression

Browse Source
This commit is contained in:
Eddie Hung
2019-06-28 09:46:36 -07:00
parent 0318860b93
commit 3f87575cb6
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/ecp5/cells_sim.v
View File

@@ -104,7 +104,7 @@ module PFUMX (input ALUT, BLUT, C0, output Z);
endmodule
// ---------------------------------------
(* abc_box_id=2, abc_scc_break="DI,WAD,WRE" *)
//(* abc_box_id=2, abc_scc_break="DI,WAD,WRE" *)
module TRELLIS_DPR16X4 (
input [3:0] DI,
input [3:0] WAD,