github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-26 04:08:28 +00:00
Code Issues Releases Wiki Activity

Tests: Add testcase for problematic ABC DONE check

Browse Source
This commit is contained in:
Krystine Sherwin
2025-11-21 14:46:01 +13:00
parent 8ea51e1479
commit 4d1b688717
3 changed files with 16 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
tests/techmap/bug5495.v Normal file
View File

@@ -0,0 +1,7 @@
module simple(I1, I2, O);
input wire I1;
input wire I2;
output wire O;
assign O = I1 | I2;
endmodule