github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 15:17:27 +00:00
Code Issues Releases Wiki Activity

example_synth: proc and opt_expr

Browse Source 
Highlight `proc` blocks and intro `opt_expr`.
This commit is contained in:
Krystine Sherwin
2024-01-16 13:23:04 +13:00
parent 646ff6d32d
commit 5a4c2e5c79
3 changed files with 82 additions and 63 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
docs/source/code_examples/fifo/fifo.ys
View File

@@ -10,16 +10,17 @@ read_verilog -defer fifo.v
echo on
hierarchy -top addr_gen
select -set new_cells t:*
show -color maroon3 @new_cells -notitle -format dot -prefix addr_gen_hier
show -color maroon3 @new_cells -color cornflowerblue p:* -notitle -format dot -prefix addr_gen_hier
# ========================================================
proc
proc -noopt
select -set new_cells t:$mux t:*dff
show -color maroon3 @new_cells -notitle -format dot -prefix addr_gen_proc
# ========================================================
clean
show -notitle -format dot -prefix addr_gen_clean
opt_expr; clean
select -set new_cells t:$eq
show -color cornflowerblue @new_cells -notitle -format dot -prefix addr_gen_clean
# ========================================================
design -reset