github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-26 04:08:28 +00:00
Code Issues Releases Wiki Activity

Update docs after addition of new pass

Browse Source
This commit is contained in:
Martin Povišer
2025-07-04 17:57:00 +02:00
parent 22a44e4333
commit 62067cd6cb
2 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
docs/source/code_examples/macro_commands/opt.ys
View File

@@ -9,6 +9,7 @@ do
opt_merge
opt_share (-full only)
opt_dff (except when called with -noff)
opt_hier (-hier only)
opt_clean
opt_expr
while <changed design>

7
docs/source/using_yosys/synthesis/opt.rst
View File

@@ -192,6 +192,13 @@ control inputs.
Called with ``-nodffe`` and ``-nosdff``, this pass is used to prepare a design
for :doc:`/using_yosys/synthesis/fsm`.
Hierarchical optimization - `opt_hier` pass
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
This pass considers the design hierarchy and propagates unused signals, constant
signals, and tied-together signals across module boundaries to facilitate
optimization by other passes.
Removing unused cells and wires - `opt_clean` pass
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~