github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-27 04:33:22 +00:00
Code Issues Releases Wiki Activity

Docs: interactive investigation

Browse Source 
More `literalinclude` and references to source.
Adding `example_show.ys` and `example_lscd.ys`.
Rename `example_00` et al to `example_first` et al.
Also some other minor tidying.
This commit is contained in:
Krystine Sherwin
2024-01-15 15:32:14 +13:00
parent 9fe3dcda78
commit 646ff6d32d
7 changed files with 122 additions and 72 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
docs/source/code_examples/show/example.ys
View File

@@ -1,6 +1,6 @@
read_verilog example.v
show -format dot -prefix example_00
show -format dot -prefix example_first
proc
show -format dot -prefix example_01
show -format dot -prefix example_second
opt
show -format dot -prefix example_02
show -format dot -prefix example_third