github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-05 15:45:07 +00:00
Code Issues Releases Wiki Activity

Reject wide ports in some passes that will never support them.

Browse Source
This commit is contained in:
Marcelina Kościelnicka
2021-05-22 18:18:50 +02:00
parent 35ee774ea8
commit 69bf5c81c7
4 changed files with 35 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
passes/memory/memory_bram.cc
View File

@@ -1057,6 +1057,20 @@ void handle_memory(Mem &mem, const rules_t &rules)
log(" %s=%d", it.first.c_str(), it.second);
log("\n");
for (auto &port : mem.rd_ports) {
if (port.wide_log2) {
log("Wide read ports are not supported, skipping.\n");
return;
}
}
for (auto &port : mem.wr_ports) {
if (port.wide_log2) {
log("Wide write ports are not supported, skipping.\n");
return;
}
}
pool<pair<IdString, int>> failed_brams;
dict<pair<int, int>, tuple<int, int, int>> best_rule_cache;