github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 15:17:27 +00:00
Code Issues Releases Wiki Activity

Respect opt_expr -keepdc as per @cliffordwolf

Browse Source
This commit is contained in:
Eddie Hung
2019-08-22 08:37:27 -07:00
parent 379f33af54
commit 6f971470f8
2 changed files with 15 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
tests/opt/opt_expr.ys
View File

@@ -277,3 +277,17 @@ check
equiv_opt opt_expr
design -load postopt
select -assert-count 1 t:$shift r:A_WIDTH=10 %i
###########
design -reset
read_verilog -icells <<EOT
module opt_expr_shift_3bit_keepdc(input [9:0] a, input [3:0] b, output [2:0] y);
\$shift #(.A_SIGNED(0), .B_SIGNED(0), .A_WIDTH(14), .B_WIDTH(4), .Y_WIDTH(3)) shift (.A({4'b0x0x,a}), .B(b), .Y(y));
endmodule
EOT
check
equiv_opt opt_expr -keepdc
design -load postopt
select -assert-count 1 t:$shift r:A_WIDTH=13 %i