github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-26 04:08:28 +00:00
Code Issues Releases Wiki Activity

Added memory_bram "make_outreg" feature

Browse Source
This commit is contained in:
Clifford Wolf
2015-04-09 16:08:54 +02:00
parent 44519d4399
commit 7319951145
2 changed files with 27 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/drams.txt
View File

@@ -26,9 +26,11 @@ bram $__XILINX_RAM128X1D
endbram
match $__XILINX_RAM64X1D
make_outreg
or_next_if_better
endmatch
match $__XILINX_RAM128X1D
make_outreg
endmatch