initial import
This commit is contained in:
29
tests/asicworld/code_hdl_models_parity_using_function.v
Normal file
29
tests/asicworld/code_hdl_models_parity_using_function.v
Normal file
@@ -0,0 +1,29 @@
|
||||
//-----------------------------------------------------
|
||||
// Design Name : parity_using_function
|
||||
// File Name : parity_using_function.v
|
||||
// Function : Parity using function
|
||||
// Coder : Deepak Kumar Tala
|
||||
//-----------------------------------------------------
|
||||
module parity_using_function (
|
||||
data_in , // 8 bit data in
|
||||
parity_out // 1 bit parity out
|
||||
);
|
||||
output parity_out ;
|
||||
input [7:0] data_in ;
|
||||
|
||||
wire parity_out ;
|
||||
|
||||
function parity;
|
||||
input [31:0] data;
|
||||
begin
|
||||
parity = (data_in[0] ^ data_in[1]) ^
|
||||
(data_in[2] ^ data_in[3]) ^
|
||||
(data_in[4] ^ data_in[5]) ^
|
||||
(data_in[6] ^ data_in[7]);
|
||||
end
|
||||
endfunction
|
||||
|
||||
|
||||
assign parity_out = parity(data_in);
|
||||
|
||||
endmodule
|
||||
Reference in New Issue
Block a user