github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-24 19:40:49 +00:00
Code Issues Releases Wiki Activity

cellhelp: Rename short_desc to title

Browse Source
This commit is contained in:
Krystine Sherwin
2024-04-11 11:15:24 +12:00
parent 1e5a50ff3a
commit 784292626e
3 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
kernel/register.cc
View File

@@ -755,7 +755,7 @@ struct SimHelper {
else
return name;
}
string short_desc;
string title;
string ports;
string desc;
string code;
@@ -887,8 +887,8 @@ struct HelpPass : public Pass {
// make header
string title_line;
if (cell.short_desc.length())
title_line = stringf("%s - %s", cell.name.c_str(), cell.short_desc.c_str());
if (cell.title.length())
title_line = stringf("%s - %s", cell.name.c_str(), cell.title.c_str());
else title_line = cell.name;
string underline = "\n";
underline.insert(0, title_line.length(), '=');
@@ -988,7 +988,7 @@ struct HelpPass : public Pass {
SimHelper help_cell = cell_help_messages.cell_help.at(args[1]);
if (help_cell.ver == "2") {
log("\n %s %s\n", help_cell.name.c_str(), help_cell.ports.c_str());
log("\n%s\n", help_cell.short_desc.c_str());
log("\n%s\n", help_cell.title.c_str());
log("%s\n", help_cell.desc.c_str());
log("Run 'help %s+' to display the Verilog model for this cell type.\n", args[1].c_str());
log("\n");