github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 23:00:15 +00:00
Code Issues Releases Wiki Activity

cellhelp: Rename short_desc to title

Browse Source
This commit is contained in:
Krystine Sherwin
2024-04-11 11:15:24 +12:00
parent 1e5a50ff3a
commit 784292626e
3 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/common/simlib.v
View File

@@ -622,7 +622,7 @@ endmodule
// --------------------------------------------------------
//* ver 2
//* short_desc Arithmetic logic unit
//* title Arithmetic logic unit
//- A building block supporting both binary addition/subtraction operations, and
//- indirectly, comparison operations.
//- Typically created by the `alumacc` pass, which transforms: