github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 14:50:26 +00:00
Code Issues Releases Wiki Activity

Fix merge issues

Browse Source
This commit is contained in:
Eddie Hung
2019-10-04 17:21:14 -07:00
parent 7a45cd5856
commit 7959e9d6b2
6 changed files with 14 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
backends/aiger/xaiger.cc
View File

@@ -254,7 +254,7 @@ struct XAigerWriter
log_assert(!holes_mode);
if (cell->type == "$__ABC_FF_")
if (cell->type == "$__ABC9_FF_")
{
SigBit D = sigmap(cell->getPort("\\D").as_bit());
SigBit Q = sigmap(cell->getPort("\\Q").as_bit());