github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-05 23:55:43 +00:00
Code Issues Releases Wiki Activity

verilog: Emit $meminit_v2 cell.

Browse Source 
Fixes #2447.
This commit is contained in:
Marcelina Kościelnicka
2021-05-21 02:27:06 +02:00
parent e9effd58d2
commit 8bdc019730
5 changed files with 86 additions and 54 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
tests/opt/opt_clean_mem.ys
View File

@@ -25,24 +25,24 @@ proc
select -assert-count 2 t:$memrd
select -assert-count 1 t:$memwr
select -assert-count 1 t:$meminit
select -assert-count 1 t:$meminit_v2
design -save orig
opt_clean
select -assert-none t:$memrd
select -assert-none t:$memwr
select -assert-none t:$meminit
select -assert-none t:$meminit_v2
design -load orig
expose top/rd1
opt_clean
select -assert-count 1 t:$memrd
select -assert-count 1 t:$memwr
select -assert-count 1 t:$meminit
select -assert-count 1 t:$meminit_v2
design -load orig
expose top/rd1 top/rd2
opt_clean
select -assert-count 2 t:$memrd
select -assert-count 1 t:$memwr
select -assert-count 1 t:$meminit
select -assert-count 1 t:$meminit_v2