github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 14:07:24 +00:00
Code Issues Releases Wiki Activity

add assertions for synth_microchip tests

Browse Source
This commit is contained in:
chunlin min
2024-07-04 15:45:44 -04:00
parent e3c4791e5b
commit 8e7ec2d660
45 changed files with 67 additions and 49 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/microchip/arith_map.v
View File

@@ -31,9 +31,9 @@ endmodule
(* techmap_celltype = "$reduce_xor" *)
module \$__microchip_XOR8_ (A, Y);
parameter A_SIGNED = 0;
parameter A_WIDTH = 0;
parameter Y_WIDTH = 0;
parameter A_SIGNED = 1;
parameter A_WIDTH = 8;
parameter Y_WIDTH = 1;
input [A_WIDTH-1:0] A;
output [Y_WIDTH-1:0] Y;