github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 15:17:27 +00:00
Code Issues Releases Wiki Activity

Another bugfix for ice40 and xilinx brams_init make rules

Browse Source
This commit is contained in:
Clifford Wolf
2015-08-16 21:39:34 +02:00
parent aedcfd6fd3
commit 9596fe74de
4 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/ice40/brams_init.py
View File

@@ -11,7 +11,7 @@ def write_init_vh(filename, initbits):
print(" %s%s" % (", ".join(["INIT[%4d]" % initbits[i*256 + 255 - k*8 - l] for l in range(8)]), "," if k != 31 else ""), file=f)
print("};", file=f);
write_init_vh("brams_init1.vh", [i//2 + 2048*(i%2) for i in range(4096)])
write_init_vh("brams_init2.vh", [i//4 + 1024*(i%4) for i in range(4096)])
write_init_vh("brams_init3.vh", [i//8 + 512*(i%8) for i in range(4096)])
write_init_vh("techlibs/ice40/brams_init1.vh", [i//2 + 2048*(i%2) for i in range(4096)])
write_init_vh("techlibs/ice40/brams_init2.vh", [i//4 + 1024*(i%4) for i in range(4096)])
write_init_vh("techlibs/ice40/brams_init3.vh", [i//8 + 512*(i%8) for i in range(4096)])