github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 14:07:24 +00:00
Code Issues Releases Wiki Activity

intel_alm: direct M10K instantiation

Browse Source 
This reverts commit a3a90f6377.
This commit is contained in:
Dan Ravensloft
2020-07-26 19:28:10 +01:00
committed by Marcelina Kościelnicka
parent 62311b7ec0
commit a2fb84fd0c
8 changed files with 133 additions and 39 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
tests/arch/intel_alm/blockram.ys Normal file
View File

@@ -0,0 +1,6 @@
read_verilog ../common/blockram.v
chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 10 sync_ram_sdp
synth_intel_alm -family cyclonev
cd sync_ram_sdp
select -assert-count 1 t:MISTRAL_M10K
select -assert-none t:MISTRAL_M10K %% t:* %D