1
0
mirror of synced 2026-04-27 20:49:44 +00:00

sf2: fix name of AND modules

This commit is contained in:
Stefan Riesenberger
2021-04-09 15:44:08 +02:00
committed by Marcelina Kościelnicka
parent 0b05452cf7
commit a58571d0fe

View File

@@ -1,20 +1,20 @@
// https://coredocs.s3.amazonaws.com/Libero/12_0_0/Tool/sf2_mlg.pdf
module ADD2 (
module AND2 (
input A, B,
output Y
);
assign Y = A & B;
endmodule
module ADD3 (
module AND3 (
input A, B, C,
output Y
);
assign Y = A & B & C;
endmodule
module ADD4 (
module AND4 (
input A, B, C, D,
output Y
);