github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 03:46:21 +00:00
Code Issues Releases Wiki Activity

Merge pull request #4285 from YosysHQ/typo_fixup

Browse Source 
Typo fixing
This commit is contained in:
KrystalDelusion
2024-04-25 09:54:48 +12:00
committed by GitHub
parent cd1fb8b157 ff10aeebd6
commit c3ae33da33
11 changed files with 48 additions and 32 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
passes/pmgen/ice40_dsp.cc
View File

@@ -289,7 +289,7 @@ struct Ice40DspPass : public Pass {
log("\n");
log("Pack input registers (A, B, {C,D}; with optional hold), pipeline registers\n");
log("({F,J,K,G}, H), output registers (O -- full 32-bits or lower 16-bits only; with\n");
log("optional hold), and post-adder into into the SB_MAC16 resource.\n");
log("optional hold), and post-adder into the SB_MAC16 resource.\n");
log("\n");
log("Multiply-accumulate operations using the post-adder with feedback on the {C,D}\n");
log("input will be folded into the DSP. In this scenario only, resetting the\n");