github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 22:17:38 +00:00
Code Issues Releases Wiki Activity

Merge pull request #1177 from YosysHQ/clifford/async

Browse Source 
Fix clk2fflogic adff reset semantic to negative hold time on reset
This commit is contained in:
Clifford Wolf
2019-07-10 08:48:20 +02:00
committed by GitHub
parent 27b27b8781 9546ccdbd3
commit c66b4b9131
5 changed files with 135 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
passes/sat/clk2fflogic.cc
View File

@@ -253,6 +253,13 @@ struct Clk2fflogicPass : public Pass {
SigSpec qval = module->Mux(NEW_ID, past_q, past_d, clock_edge);
Const rstval = cell->parameters["\\ARST_VALUE"];
Wire *past_arst = module->addWire(NEW_ID);
module->addFf(NEW_ID, arst, past_arst);
if (cell->parameters["\\ARST_POLARITY"].as_bool())
arst = module->LogicOr(NEW_ID, arst, past_arst);
else
arst = module->LogicAnd(NEW_ID, arst, past_arst);
if (cell->parameters["\\ARST_POLARITY"].as_bool())
module->addMux(NEW_ID, qval, rstval, arst, sig_q);
else