github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-27 04:38:25 +00:00
Code Issues Releases Wiki Activity

Docs: More bugpoint bullets

Browse Source 
More info for creating GitHub issues and the different sections.
Discuss additional details that can be included as comments on the issue.  Also mention Gists for large files (preferable to downloading a .txt).
Add a warning about external plugins/tools.
Also add a note to `load_design.rst` about `Frontend`s and `-f` command line option.
This commit is contained in:
Krystine Sherwin
2025-08-05 09:53:59 +12:00
parent e776f1dca2
commit c75b07820f
2 changed files with 100 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
docs/source/using_yosys/more_scripting/load_design.rst
View File

@@ -68,6 +68,10 @@ Yosys frontends
+ executed as multiple successive calls to the frontend
- compatible with ``-f`` command line option, e.g. ``yosys -f verilog
design.txt`` will use the `read_verilog` frontend with the input file
``design.txt``
- `verific` and `read` commands are technically not 'Frontends', but their
behaviour is kept in sync