github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-28 21:09:08 +00:00
Code Issues Releases Wiki Activity

Fix indentation

Browse Source
This commit is contained in:
Robert O'Callahan
2025-07-15 04:19:09 +00:00
parent 885bb744e3
commit ccb23ffc1a
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/abc.cc
View File

@@ -947,8 +947,8 @@ void AbcModuleState::abc_module(RTLIL::Design *design, RTLIL::Module *module, co
}
for (auto cell : module->cells())
for (auto &port_it : cell->connections())
mark_port(port_it.second);
for (auto &port_it : cell->connections())
mark_port(port_it.second);
if (clk_sig.size() != 0)
mark_port(clk_sig);