github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-30 13:42:32 +00:00
Code Issues Releases Wiki Activity

fixed typos

Browse Source
This commit is contained in:
Johann Glaser
2013-03-17 22:02:30 +01:00
committed by Clifford Wolf
parent ba3793b642
commit cd8008bda0
12 changed files with 26 additions and 26 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/techmap.cc
View File

@@ -172,14 +172,14 @@ struct TechmapPass : public Pass {
log("\n");
log(" techmap [-map filename] [selection]\n");
log("\n");
log("This pass implements a very simple technology mapper than replaces cells in\n");
log("This pass implements a very simple technology mapper that replaces cells in\n");
log("the design with implementations given in form of a verilog or ilang source\n");
log("file.\n");
log("\n");
log(" -map filename\n");
log(" the library of cell implementations to be used.\n");
log(" without this parameter a builtin library is used that\n");
log(" transform the internal RTL cells to the internal gate\n");
log(" transforms the internal RTL cells to the internal gate\n");
log(" library.\n");
log("\n");
log("See 'help extract' for a pass that does the opposite thing.\n");