github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 06:26:59 +00:00
Code Issues Releases Wiki Activity

document "techmap -map %<design-name>"

Browse Source
This commit is contained in:
Clifford Wolf
2014-08-15 02:00:53 +02:00
parent c7afbd9d8e
commit d320e75087
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
passes/techmap/techmap.cc
View File

@@ -706,6 +706,9 @@ struct TechmapPass : public Pass {
log(" transforms the internal RTL cells to the internal gate\n");
log(" library.\n");
log("\n");
log(" -map %%<design-name>\n");
log(" like -map above, but with an in-memory design instead of a file.\n");
log("\n");
log(" -share_map filename\n");
log(" like -map, but look for the file in the share directory (where the\n");
log(" yosys data files are). this is mainly used internally when techmap\n");