github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-05 07:35:21 +00:00
Code Issues Releases Wiki Activity

Added design->select() api and use it in extract pass

Browse Source
This commit is contained in:
Clifford Wolf
2013-03-03 20:53:24 +01:00
parent 40646d3516
commit d4680fd5a0
2 changed files with 13 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
kernel/rtlil.h
View File

@@ -212,6 +212,13 @@ struct RTLIL::Design {
template<typename T1, typename T2> bool selected(T1 *module, T2 *member) {
return selected_member(module->name, member->name);
}
template<typename T1, typename T2> void select(T1 *module, T2 *member) {
if (selection_stack.size() > 0) {
RTLIL::Selection &sel = selection_stack.back();
if (!sel.full_selection && sel.selected_modules.count(module->name) == 0)
sel.selected_members[module->name].insert(member->name);
}
}
};
struct RTLIL::Module {