github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-27 12:40:28 +00:00
Code Issues Releases Wiki Activity

Added missing newline to some error messages

Browse Source
This commit is contained in:
Clifford Wolf
2013-05-23 11:19:33 +02:00
parent 6a38e767ba
commit e04d88cf22
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/techmap.cc
View File

@@ -73,10 +73,10 @@ static void techmap_module_worker(RTLIL::Design *design, RTLIL::Module *module,
log("Mapping `%s.%s' using `%s'.\n", RTLIL::id2cstr(module->name), RTLIL::id2cstr(cell->name), RTLIL::id2cstr(tpl->name));
if (tpl->memories.size() != 0)
log_error("Technology map yielded memories -> this is not supported.");
log_error("Technology map yielded memories -> this is not supported.\n");
if (tpl->processes.size() != 0)
log_error("Technology map yielded processes -> this is not supported.");
log_error("Technology map yielded processes -> this is not supported.\n");
for (auto &it : tpl->wires) {
RTLIL::Wire *w = new RTLIL::Wire(*it.second);