github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-05 15:45:07 +00:00
Code Issues Releases Wiki Activity

Removed $predict again

Browse Source
This commit is contained in:
Clifford Wolf
2016-08-28 21:35:33 +02:00
parent 66582964bc
commit eae390ae17
15 changed files with 7 additions and 38 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
examples/smtbmc/demo1.v
View File

@@ -10,7 +10,6 @@ module demo1(input clk, input addtwo, output iseven);
`ifdef FORMAL
assert property (cnt != 15);
initial assume (!cnt[3] && !cnt[0]);
// initial predict ((iseven && addtwo) || cnt == 9);
`endif
endmodule