Emil J. Tywoniak ae281720cf tests: remove unstable FPGA synthesis result checks

2025-11-12 11:52:04 +01:00

..

add_sub.ys

quicklogic: Move pp3 tests one level down

2023-12-04 15:52:02 +01:00

adffs.ys

quicklogic: Move pp3 tests one level down

2023-12-04 15:52:02 +01:00

counter.ys

quicklogic: Move pp3 tests one level down

2023-12-04 15:52:02 +01:00

dffs.ys

quicklogic: Move pp3 tests one level down

2023-12-04 15:52:02 +01:00

fsm.ys

tests: remove unstable FPGA synthesis result checks

2025-11-12 11:52:04 +01:00

latches.ys

quicklogic: Move pp3 tests one level down

2023-12-04 15:52:02 +01:00

logic.ys

quicklogic: Move pp3 tests one level down

2023-12-04 15:52:02 +01:00

mux.ys

quicklogic: Move pp3 tests one level down

2023-12-04 15:52:02 +01:00

run-test.sh

test: restore verific handling, nicer naming

2024-12-13 10:24:47 +01:00

tribuf.ys

quicklogic: Move pp3 tests one level down

2023-12-04 15:52:02 +01:00