1
0
mirror of synced 2026-01-15 16:26:04 +00:00
YosysHQ.yosys/tests/sim/sim_sdffce.ys
Miodrag Milanovic 271ac28b41 Added test cases
2022-02-16 13:27:59 +01:00

7 lines
142 B
Plaintext

read_verilog sdffce.v
proc
opt_dff
stat
select -assert-count 1 t:$sdffce
sim -clock clk -r tb_sdffce.fst -scope tb_sdffce.uut -sim-cmp sdffce