4 lines
61 B
Systemverilog
4 lines
61 B
Systemverilog
module test (y);
|
|
output signed [2:0] y = 1'bf;
|
|
endmodule
|
module test (y);
|
|
output signed [2:0] y = 1'bf;
|
|
endmodule
|