meaningful info on the error. Also add 13 compilation examples that triggers each of these messages.
5 lines
35 B
Verilog
5 lines
35 B
Verilog
module a;
|
|
input x[2:0];
|
|
endmodule
|
|
|