1
0
mirror of synced 2026-01-12 00:42:47 +00:00
YosysHQ.yosys/tests/liberty/busdef.lib.verilogsim.ok
2024-08-13 18:47:36 +02:00

4 lines
42 B
Plaintext

module SRAM (CE1);
input CE1;
endmodule