github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-30 21:51:59 +00:00
Code Issues Releases Wiki Activity
Files
006c18fc112a686a20b2b138ddc3bf773ee2f2f5
YosysHQ.yosys/passes
History
Marcelina Kościelnicka 01626e6746 opt_share: Fix X and CO signal width for shifted $alu in opt_share. 
These need to be the same length as actual Y, not visible part of Y.

Fixes #2538.
2021-01-14 14:54:08 +01:00
..
cmds
plugin: enhance no-plugin error
2020-12-29 05:50:04 +01:00
equiv
use the new isPublic() in a few places
2020-09-14 12:43:18 +02:00
fsm
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
hierarchy
Sign extend port connections where necessary
2020-12-18 20:33:14 -07:00
memory
memory_dff: Fix needlessly duplicating enable bits.
2020-10-22 13:03:42 +02:00
opt
opt_share: Fix X and CO signal width for shifted $alu in opt_share.
2021-01-14 14:54:08 +01:00
pmgen
passes/pmgen/pmgen.py: trivial change to remove C++ compiler warnings
2020-12-23 14:38:25 -08:00
proc
proc: Add -nomux switch
2020-08-20 22:58:08 +02:00
sat
Add #include needed to build with gcc-11
2020-11-26 06:12:12 -05:00
techmap
Sign extend port connections where necessary
2020-12-18 20:33:14 -07:00
tests
Replace "ILANG" with "RTLIL" everywhere.
2020-08-26 17:29:32 +00:00