github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-23 19:17:15 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/techlibs/xilinx
History
Eddie Hung 6008bb7002 Revert "synth_* with -retime option now calls abc with -D 1 as well" 
This reverts commit 9a6da9a79a22e984ee3eec02caa230b66f10e11a.
2019-04-18 07:59:16 -07:00
..
tests
Improved xilinx "bram1" test
2015-04-09 17:12:12 +02:00
.gitignore
Added support for initialized xilinx brams
2015-04-06 17:07:10 +02:00
arith_map.v
Changes required for VPR place and route synth_xilinx.
2019-03-01 12:02:27 -08:00
brams_bb.v
Added Xilinx bram black-box modules
2015-04-06 08:44:30 +02:00
brams_init.py
Squelch trailing whitespace, including meta-whitespace
2018-03-11 16:03:41 +01:00
brams_map.v
Revert BRAM WRITE_MODE changes.
2019-03-04 09:22:22 -08:00
brams.txt
Added read-enable to memory model
2015-09-25 12:23:11 +02:00
cells_map.v
Changes required for VPR place and route synth_xilinx.
2019-03-01 12:02:27 -08:00
cells_sim.v
Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.
2019-04-12 09:35:15 -07:00
cells_xtra.sh
Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.
2019-04-12 09:35:15 -07:00
cells_xtra.v
Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.
2019-04-12 09:35:15 -07:00
drams_map.v
Xilinx DRAMS: RAM64X1D, RAM128X1D
2015-04-09 13:37:07 +02:00
drams.txt
Added memory_bram "make_outreg" feature
2015-04-09 16:08:54 +02:00
ff_map.v
Retry
2019-04-05 15:31:54 -07:00
lut_map.v
Changes required for VPR place and route synth_xilinx.
2019-03-01 12:02:27 -08:00
Makefile.inc
Changes required for VPR place and route synth_xilinx.
2019-03-01 12:02:27 -08:00
synth_xilinx.cc
Revert "synth_* with -retime option now calls abc with -D 1 as well"
2019-04-18 07:59:16 -07:00