1
0
mirror of synced 2026-01-13 15:37:16 +00:00
YosysHQ.yosys/tests/errors/syntax_err13.v
Udi Finkelstein 536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique,
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
2018-10-25 02:37:56 +03:00

5 lines
33 B
Verilog

module a #(p = 0)
();
endmodule