meaningful info on the error. Also add 13 compilation examples that triggers each of these messages.
5 lines
33 B
Verilog
5 lines
33 B
Verilog
module a #(p = 0)
|
|
();
|
|
endmodule
|
|
|