1
0
mirror of synced 2026-01-29 21:40:57 +00:00
Files
YosysHQ.yosys/passes/techmap
Benjamin Barzen 8611429237 ABC9: Cell Port Bug Patch (#3670)
* ABC9: RAMB36E1 Bug Patch

* Add simplified testcase

* Also fix xaiger writer for under-width output ports

* Remove old testcase

* Missing top-level input port

* Fix tabs

---------

Co-authored-by: Eddie Hung <eddie@fpgeh.com>
2023-04-22 16:24:36 -07:00
..
2023-04-22 16:24:36 -07:00
2023-02-08 10:11:47 +01:00
2022-11-30 18:50:53 +01:00
2022-01-28 23:34:41 +01:00
2021-06-09 12:44:37 +02:00
2021-08-11 13:34:10 +02:00
2022-09-20 14:31:19 +02:00
2022-12-01 10:02:35 +01:00
2021-06-09 12:44:37 +02:00
2022-11-30 18:50:53 +01:00
2021-10-07 04:24:06 +02:00