github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-29 13:31:13 +00:00
Code Issues Releases Wiki Activity
Files
059228dd4e11b151df2ccb11d4e48e07abf33e8e
YosysHQ.yosys/backends/verilog
History
Emil J 4b8d42d22c Merge pull request #5095 from YosysHQ/emil/one-bit-width 
rtlil: enable single-bit vector wires
2025-05-23 15:55:45 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Merge pull request #5095 from YosysHQ/emil/one-bit-width
2025-05-23 15:55:45 +02:00