1
0
mirror of synced 2026-01-29 13:31:13 +00:00
Files
YosysHQ.yosys/techlibs/greenpak4/cells_sim.v

6 lines
105 B
Verilog

`timescale 1ns/1ps
`include "cells_sim_ams.v"
`include "cells_sim_digital.v"
`include "cells_sim_wip.v"