1
0
mirror of synced 2026-01-30 05:44:00 +00:00
Files
YosysHQ.yosys/tests/opt/opt_lut.ys
2019-08-12 12:06:45 -07:00

3 lines
78 B
Plaintext

read_verilog opt_lut.v
equiv_opt -map +/ice40/cells_sim.v -assert synth_ice40