1
0
mirror of synced 2026-04-25 20:02:10 +00:00
Files
YosysHQ.yosys/tests/verilog/.gitignore

7 lines
98 B
Plaintext

/const_arst.v
/const_sr.v
/doubleslash.v
/roundtrip_proc_1.v
/roundtrip_proc_2.v
/assign_to_reg.v