1
0
mirror of synced 2026-04-12 16:49:03 +00:00
Files
YosysHQ.yosys/kernel
Krystine Sherwin 398afd102e Refactor full_selection
The `Design::selected_*()` methods no longer unconditionally skip boxed modules.  Instead, selections are now box and design aware.
The selection constructor now optionally takes a design pointer, and has a new `selects_boxes` flag.  If the selection has an assigned design, then `Selection::selected_*()` will only return true for boxed modules if the selects_boxes flag is set.  A warning is raised if a selection is checked and no design is set.  Selections can change design via the `Selection::optimize()` method.
Most places that iterate over `Design::modules()` and check `Selection::selected_module()` should instead use `Design::selected_modules()`.
Since boxed modules should only ever be selected explicitly, and `full_selection` (now) refers to all non-boxed modules, `Selection::optimize()` will clear the `full_selection` flag if the `selects_boxes` flag is enabled, and instead explicitly selects all modules (including boxed modules).  This also means that `full_selection` will only get automatically applied to a design without any boxed modules.

These changes necessitated a number of changes to `select.cc` in order to support this functionality when operating on selections, in particular when combining selections (e.g. by union or difference).
To minimize redundancy, a number of places that previously iterated over `design->modules()` now push the current selection to the design, use `design->selected_modules()`, and then pop the selection when done.

Introduce `RTLIL::NamedObject`, to allow for iterating over all members of a module with a single iterator instead of needing to iterate over wires, cells, memories, and processes separately.
Also implement `Module::selected_{memories, processes, members}()` to match wires and cells methods.  The `selected_members()` method combines each of the other `selected_*()` methods into a single list.
2025-03-14 14:05:39 +13:00
..
2024-11-29 12:53:29 +13:00
2024-12-18 15:09:25 +01:00
2025-01-24 12:38:03 +01:00
2025-01-24 12:38:03 +01:00
2025-01-24 12:38:03 +01:00
2024-12-18 14:58:29 +01:00
2024-09-05 11:17:12 +02:00
2025-01-20 16:15:48 +01:00
2024-09-24 17:47:46 +02:00
2024-12-18 14:49:25 +01:00
2025-01-27 15:52:49 +01:00
2024-12-03 13:15:33 +13:00
2025-01-21 08:48:29 +01:00
2025-03-14 14:05:39 +13:00
2025-03-14 14:05:39 +13:00
2025-01-24 12:38:03 +01:00
2024-02-06 18:01:26 +01:00
2024-12-10 13:49:08 +01:00
2024-12-10 13:49:08 +01:00
2025-01-14 12:39:15 +01:00