This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-19 18:53:16 +00:00
Code
Issues
Releases
Wiki
Activity
Files
07ec8708e41d0b6ca42f6948cac7ae24387a6726
YosysHQ.yosys
/
techlibs
/
quicklogic
History
Robert O'Callahan
1e5f920dbd
Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
..
common
…
pp3
…
qlf_k6n10f
Drop timestamp in generate_bram_types_sim.py
2024-10-30 08:47:18 +01:00
.gitignore
…
Makefile.inc
add ioff inference for qlf_k6n10f
2025-01-24 21:17:15 +01:00
ql_bram_merge.cc
Use fast path for 32-bit Const integer constructor in more places
2025-09-16 03:17:24 +00:00
ql_bram_types.cc
…
ql_dsp_io_regs.cc
Fix Windows build by forcing initialization order,
fixes
#4068
2024-01-02 11:26:48 +01:00
ql_dsp_macc.cc
Fix out of tree build
2023-12-06 09:11:51 +01:00
ql_dsp_macc.pmg
…
ql_dsp_simd.cc
Update techlibs to avoid bits()
2025-09-16 03:17:23 +00:00
ql_ioff.cc
Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
synth_quicklogic.cc
Remove .c_str() from log_cmd_error() and log_file_error() parameters
2025-09-16 22:59:08 +00:00