github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-05 15:45:07 +00:00
Code Issues Releases Wiki Activity
Files
082550f1f3aad3785ea5a712362a32e599e41f88
YosysHQ.yosys/backends/verilog
History
Clifford Wolf 67e6dcd34a Added Verilog backend $dffsr support
2015-03-18 08:01:37 +01:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Added Verilog backend $dffsr support
2015-03-18 08:01:37 +01:00