YosysHQ.yosys/passes at 09bd82db217d27930d1eeec8d0dfd1e014c675b4 - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-01-21 18:25:32 +00:00

History

Clifford Wolf 2b90ba1e96 Added sat -max_undef feature

2013-12-07 23:58:55 +01:00

..

Tighter integration of ABC build

2013-11-27 09:08:35 +01:00

Replaced RTLIL::Const::str with generic decoder method

2013-12-04 14:14:05 +01:00

Automatically run "proc" on extract map files

2013-07-24 20:19:08 +02:00

Fixes in fsm detect/extract for better detection of non-fsm circuits

2013-12-06 12:53:20 +01:00

Replaced signed_parameters API with CONST_FLAG_SIGNED

2013-12-04 14:24:44 +01:00

Replaced RTLIL::Const::str with generic decoder method

2013-12-04 14:14:05 +01:00

Cleanups and bugfixes in response to new internal cell checker

2013-11-11 00:39:45 +01:00

Major improvements in mem2reg and added "init" sync rules

2013-11-21 13:49:00 +01:00

Added sat -max_undef feature

2013-12-07 23:58:55 +01:00

fixed typos

2013-03-18 07:28:31 +01:00

Replaced RTLIL::Const::str with generic decoder method

2013-12-04 14:14:05 +01:00

Replaced signed_parameters API with CONST_FLAG_SIGNED

2013-12-04 14:24:44 +01:00