github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-14 20:15:57 +00:00
Code Issues Releases Wiki Activity
Files
0b09a347dc0163ee19fd4aaa4d306bc82ce7d6d8
YosysHQ.yosys/backends/verilog
History
Clifford Wolf 023086bd46 Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-08-06 04:47:55 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs
2019-08-06 04:47:55 +02:00