This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-28 12:59:00 +00:00
Code
Issues
Releases
Wiki
Activity
Files
13cc106cf7409570936f441af2cc133896f4ecb4
YosysHQ.yosys
/
techlibs
/
ecp5
History
David Shah
0492b8b541
ecp5: Replace '-dsp' with inverse logic '-nodsp' to match synth_xilinx
...
Signed-off-by: David Shah <
dave@ds0.me
>
2019-08-08 15:18:59 +01:00
..
.gitignore
…
abc_5g_nowide.lut
…
abc_5g.box
Fix DO4 typo
2019-06-28 09:45:40 -07:00
abc_5g.lut
…
arith_map.v
…
bram.txt
…
brams_connect.py
…
brams_init.py
…
brams_map.v
…
cells_bb.v
…
cells_map.v
…
cells_sim.v
ecp5: Make cells_sim.v consistent with nextpnr
2019-08-07 14:19:31 +01:00
dsp_map.v
ecp5: Bring up to date with mul2dsp changes
2019-08-08 15:14:09 +01:00
ecp5_ffinit.cc
…
latches_map.v
…
lutram.txt
synth_ecp5: rename dram to lutram everywhere.
2019-07-16 20:45:12 +00:00
lutrams_map.v
synth_ecp5: rename dram to lutram everywhere.
2019-07-16 20:45:12 +00:00
Makefile.inc
Merge remote-tracking branch 'origin/master' into ice40dsp
2019-07-18 15:45:25 -07:00
synth_ecp5.cc
ecp5: Replace '-dsp' with inverse logic '-nodsp' to match synth_xilinx
2019-08-08 15:18:59 +01:00