This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-05-02 14:31:37 +00:00
Code
Issues
Releases
Wiki
Activity
Files
15f35d6754af619accdf63030e0a5ad3085cec16
YosysHQ.yosys
/
frontends
History
Zachary Snow
15f35d6754
sv: support remaining assignment operators
...
- Add support for: *=, /=, %=, <<=, >>=, <<<=, >>>= - Unify existing support for: +=, -=, &=, |=, ^=
2021-05-25 16:15:57 -04:00
..
aiger
Provide an integer implementation of decimal_digits().
2021-02-01 11:23:44 -08:00
ast
Change the type of current_module to Module
2021-05-13 23:44:48 -04:00
blif
blif: Use library cells' start_offset and upto for wideports.
2021-05-08 15:50:03 +02:00
json
Remove duplicates from conns array in JSON front-end,
fixes
#2736
2021-04-26 16:32:12 +02:00
liberty
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
rpc
Fix argument handling in connect_rpc
2020-10-19 13:40:57 +02:00
rtlil
Add support for memory writes in processes.
2021-03-08 20:16:29 +01:00
verific
Update README
2021-03-04 16:43:30 +01:00
verilog
sv: support remaining assignment operators
2021-05-25 16:15:57 -04:00