Clifford Wolf bdc316db50 Added $anyseq cell type

2016-10-14 15:24:03 +02:00

..

ast

Added $anyseq cell type

2016-10-14 15:24:03 +02:00

blif

Added $ff and $_FF_ cell types

2016-10-12 01:18:39 +02:00

ilang

Added $global_clock verilog syntax support for creating $ff cells

2016-10-14 12:33:56 +02:00

liberty

Added liberty parser support for types within cell decls

2016-09-23 13:53:23 +02:00

verific

Added "yosys -D" feature

2016-04-21 23:28:37 +02:00

verilog

Added $anyseq cell type

2016-10-14 15:24:03 +02:00

vhdl2verilog

Added "yosys -D" feature

2016-04-21 23:28:37 +02:00