github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-19 18:53:16 +00:00
Code Issues Releases Wiki Activity
Files
19fd411e77be57eb6b7a273b8acaa25d462186ef
YosysHQ.yosys/backends/verilog
History
Clifford Wolf f4abc21d8a Add "whitebox" attribute, add "read_verilog -wb" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-04-18 17:45:47 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00